SGM25062

## GENERAL DESCRIPTION

The SGM25062 is a 6-channel low $R_{\text {ON }}$ load switch, which can support a continuous load current of up to 2A. The device can operate over a wide input voltage range of 1.2 V to 5.5 V .

The switch can be controlled by $I^{2} C$ signal directly. Through the $I^{2} \mathrm{C}$ interface, it can control the register to set the commands, so as to control the on/off, discharge and power-up sequence of each channel.

The SGM25062 is available in a Green WLCSP-1.55× 1.55-16B-A package and operates over a temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## FEATURES

- Integrated 6-Channel Load Switch
- 1.2V to 5.5V Input Voltage Range/Channel
- VSYS Operating Voltage Range: 1.5V to 5.5V
- Low On-Resistance:
- $R_{\mathrm{ON} 1}=55 \mathrm{~m} \Omega$ (TYP) at $\mathrm{V}_{\mathrm{SYS}}=5.5 \mathrm{~V}$
- $R_{\mathrm{ON} 1}=62 \mathrm{~m} \Omega$ (TYP) at $\mathrm{V}_{\mathrm{SYS}}=1.5 \mathrm{~V}$
- Maximum Continuous Load Current: 2A
- $I^{2} \mathrm{C}$ Interface Control to Program Each Channel Power-up Sequence
- $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Operating Temperature Range
- Available in a Green WLCSP-1.55×1.55-16B-A Package


## APPLICATIONS

Smartphones, Tablets
Battery-Powered Devices
Cameras, DVRs, Camcorders and STB

## TYPICAL APPLICATION



Figure 1. Typical Application Circuit

## PACKAGE/ORDERING INFORMATION

| MODEL | PACKAGE <br> DESCRIPTION | SPECIFIED <br> TEMPERATURE <br> RANGE | ORDERING <br> NUMBER | PACKAGE <br> MARKING | PACKING <br> OPTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SGM25062 | WLCSP-1.55 $\times 1.55-16 \mathrm{~B}-\mathrm{A}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SGM25062YG/TR | XXXXX <br> XX\#XX | Tape and Reel, 3000 |

## MARKING INFORMATION

NOTE: XXXXX = Date Code, Trace Code and Vendor Code. XX\#XX = Coordinate Information and Wafer ID Number.


Green (RoHS \& HSF): SG Micro Corp defines "Green" to mean Pb-Free (RoHS compatible) and free of halogen substances. If you have additional comments or questions, please contact your SGMICRO representative directly.

## ABSOLUTE MAXIMUM RATINGS

INx, OUTx, VSYS Pins Voltage Range................ -0.3 V to 6 V
Other Pins Voltage Range ...................... -0.3 V to $\mathrm{V}_{\text {SYS }}+0.3 \mathrm{~V}$
Each Channel Maximum Load Current..............................2A
Package Thermal Resistance
WLCSP-1.55×1.55-16B-A, $\theta_{\mathrm{JA}}$............................. $102^{\circ} \mathrm{C} / \mathrm{W}$
Junction Temperature................................................ $+150^{\circ} \mathrm{C}$
Storage Temperature Range ....................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (Soldering, 10s)............................ $+260^{\circ} \mathrm{C}$
ESD Susceptibility
HBM............................................................................ 4000 V
CDM ........................................................................... 1000V

## RECOMMENDED OPERATING CONDITIONS

Operating Ambient Temperature Range $\qquad$ $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Operating Junction Temperature Range...... $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## NOTES:

1. The control enable bit LDSWx_EN needs to be reset to the default value if $\mathrm{V}_{\mathrm{INx}}$ is floating or lower than the minimum operation voltage.
2. It is not recommended that $\mathrm{V}_{\mathbb{I N x}}$ be powered on before $\mathrm{V}_{\mathrm{Sys}}$.
3. It is recommended that the absolute voltage gap between $\mathrm{V}_{\mathrm{INx}}$ and $\mathrm{V}_{\text {SYs }}$ be above 100 mV to ensure correct internal bias condition.
4. It is not recommended that the $V_{\text {PULL-Up }}$ of $I^{2} C$ be lower than $V_{\mathrm{SYS}}$, in case of the unexpected leakage current from $\mathrm{V}_{\mathrm{SYS}}$ to GND.

## OVERSTRESS CAUTION

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Functional operation of the device at any conditions beyond those indicated in the Recommended Operating Conditions section is not implied.

## ESD SENSITIVITY CAUTION

This integrated circuit can be damaged if ESD protections are not considered carefully. SGMICRO recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because even small parametric changes could cause the device not to meet the published specifications.

## DISCLAIMER

SG Micro Corp reserves the right to make any change in circuit design, or specifications without prior notice.

SG Micro Corp

## PIN CONFIGURATION



WLCSP-1.55×1.55-16B-A

## PIN DESCRIPTION

| PIN | NAME | FUNCTION |
| :--- | :---: | :--- |
| A1 | OUT1 | Output 1 of the Device. |
| A2 | OUT5 | Output 5 of the Device. |
| A3 | IN56 | Input Power Supply for Load Switch 5 and 6. |
| A4 | OUT6 | Output 6 of the Device. |
| B1 | IN1 | Input Power Supply for Load Switch 1. |
| B2 | SDA | I$^{2}$ C Data Signal. |
| B3 | ADDR | I$^{2}$ C Address Set Pin. |
| B4 | GND | Ground. |
| C1 | IN2 | Input Power Supply for Load Switch 2. |
| C2 | SCL | I'2 C Clock Signal. $^{\text {C3 }}$ |
| EN | Enable Control Pin. Apply high to enable device, and low to reset all registers to their default values. |  |
| C4 | VSYS | System Power Supply. |
| D1 | OUT2 | Output 2 of the Device. |
| D2 | OUT3 | Output 3 of the Device. |
| D3 | IN34 | Input Power Supply for Load Switch 3 and 4. |
| D4 | OUT4 | Output 4 of the Device. |

## ELECTRICAL CHARACTERISTICS

(CvsYs $=1 \mu \mathrm{~F}, \mathrm{~T}_{J}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, typical values are at $\mathrm{T}_{J}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VSYS Supply Voltage Range | $\mathrm{V}_{\text {SYS }}$ |  | 1.5 |  | 5.5 | V |
| VSYS Quiescent Current | $\mathrm{I}_{\text {__on_vsYs }}$ | One channel on, $\mathrm{V}_{\text {INx }}=\mathrm{V}_{\text {SYS }}=5.5 \mathrm{~V}$ |  | 0.6 | 1 | $\mu \mathrm{A}$ |
|  |  | All channels on, $\mathrm{V}_{\mathbb{I N} 1}=\mathrm{V}_{\mathbb{I N} 2}=\mathrm{V}_{\mathrm{IN} 34}=\mathrm{V}_{\text {IN56 }}$ $=V_{S Y S}=5.5 \mathrm{~V}$ |  | 1.2 | 2.5 |  |
| VSYS Shutdown Current | $\mathrm{l}_{\text {Q_OFF_VSYS }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V} \text { and } \mathrm{V}_{\mathrm{ADDR}}=\mathrm{V}_{\mathrm{SCL}}=\mathrm{V}_{\mathrm{SDA}}=0 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{ADDR}}=\mathrm{V}_{\mathrm{SCL}}=\mathrm{V}_{\mathrm{SDA}}=\mathrm{V}_{\mathrm{SYS}}=\mathrm{V}_{\text {IN } 1}= \\ & \mathrm{V}_{\text {IN2 } 2}=\mathrm{V}_{\mathrm{IN} 34}=\mathrm{V}_{\text {IN56 }}=1.5 \mathrm{~V} \\ & \hline \end{aligned}$ |  | 0.1 | 0.5 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V} \text { and } \mathrm{V}_{\mathrm{ADDR}}=\mathrm{V}_{\mathrm{SCL}}=\mathrm{V}_{\mathrm{SDA}}=0 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\text {ADDR }}=\mathrm{V}_{\mathrm{SCL}}=\mathrm{V}_{\text {SDA }}=\mathrm{V}_{\mathrm{SYS}}=\mathrm{V}_{\mathrm{IN} 1}= \\ & \mathrm{V}_{\text {IN2 } 2}=\mathrm{V}_{\text {IN34 }}=\mathrm{V}_{\text {IN56 }}=5.5 \mathrm{~V} \\ & \hline \end{aligned}$ |  | 0.2 | 0.5 |  |
| EN Pin Pull-Down Resistance | $\mathrm{R}_{\mathrm{EN}}$ |  | 8 | 17 |  | $\mathrm{M} \Omega$ |
| EN Pin Leakage Current | $I_{\text {EN }}$ | $\mathrm{V}_{\mathrm{EN}}=5 \mathrm{~V}$ |  | 0.3 | 0.5 | $\mu \mathrm{A}$ |
| EN Pin Input High Voltage | $\mathrm{V}_{\text {IH }}$ |  | 1.2 |  |  | V |
| EN Pin Input Low Voltage | $\mathrm{V}_{\text {IL }}$ |  |  |  | 0.4 | V |
| ADDR Pin Input High Voltage | $\mathrm{V}_{\text {AdDR }}$ |  | $0.8 \times \mathrm{V}_{\mathrm{SYS}}$ |  |  | V |
| ADDR Pin Input Low Voltage | $\mathrm{V}_{\text {ADDRL }}$ |  |  |  | $0.2 \times \mathrm{V}_{\mathrm{SYS}}$ | V |
| SCL/SDA Pins Input High Voltage | $\mathrm{V}_{12 \mathrm{CH}}$ |  | 1.2 |  |  | V |
| SCL/SDA Pins Input Low Voltage | $\mathrm{V}_{12 \mathrm{CL}}$ |  |  |  | 0.4 | V |
| SDA Pin Logic Low Output | $\mathrm{V}_{\text {OL }}$ | 3mA sinking current |  |  | 0.3 | V |
| SCL/SDA Pins Input Current | $1{ }_{12}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{SCL}}=\mathrm{V}_{\mathrm{SDA}}=\mathrm{V}_{\mathrm{SYS}} \text { or } \\ & \mathrm{V}_{\mathrm{SCL}}=\mathrm{V}_{\mathrm{SDA}}=0 \mathrm{~V} \end{aligned}$ |  | 0.1 |  | $\mu \mathrm{A}$ |
| SCL Pin Clock Frequency | $\mathrm{f}_{\mathrm{SCL}}$ |  |  |  | 400 | kHz |

$\left(\mathrm{V}_{\mathrm{IN} 1}=\mathrm{V}_{\mathrm{IN} 2}=\mathrm{V}_{\mathrm{IN} 34}=\mathrm{V}_{\mathrm{IN} 56}=1.2 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SYS}}=1.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, typical values are at $\mathrm{V}_{\mathrm{INX}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{J}}=$ $+25^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETERS | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Basic Operation |  |  |  |  |  |  |
| Input Voltage | $\mathrm{V}_{\mathrm{INX}}$ |  | 1.2 |  | 5.5 | V |
| Off Supply Current of One Channel | $\mathrm{I}_{\text {Q_OFF }}$ | $\mathrm{V}_{\text {EN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUTx }}$ floating, $\mathrm{V}_{\text {INx }}=5.5 \mathrm{~V}$ |  | 0.1 | 0.5 | $\mu \mathrm{A}$ |
| Leakage Current of One Channel | ILEAKAGE_IN | $\mathrm{V}_{\text {EN }}=0 \mathrm{~V}, \mathrm{~V}_{\text {OUTX }}=0 \mathrm{~V}, \mathrm{~V}_{\text {INx }}=5.5 \mathrm{~V}$ |  | 0.1 | 0.6 | $\mu \mathrm{A}$ |
| Quiescent Current of One Channel | $\mathrm{I}_{\mathrm{Q}}$ | $\begin{aligned} & \text { Channelx enabled, loutx }=0 \mathrm{~mA}, \mathrm{~V}_{\mathbb{I N x}}= \\ & 5.5 \mathrm{~V} \end{aligned}$ |  | 0.37 | 1.0 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { Channelx enabled, } \begin{array}{l} \text { loutx } \\ 3.3 \mathrm{~V} \end{array} \end{aligned}$ |  | 0.29 | 0.9 |  |
|  |  | $\begin{aligned} & \text { Channelx enabled, loutx }=0 \mathrm{~mA}, \mathrm{~V}_{\mathbb{I N x}}= \\ & 1.2 \mathrm{~V} \end{aligned}$ |  | 0.26 | 0.8 |  |
| OUTx Leakage Current | Ileakage_out | LDSW off, QOD disabled, $\mathrm{V}_{\text {OUTx }}=5.0 \mathrm{~V}$, $\mathrm{V}_{\mathrm{IN}_{\mathrm{x}}}=$ short to GND |  |  | 0.5 | $\mu \mathrm{A}$ |
| On-Resistance | $\mathrm{R}_{\mathrm{ON} 1 / 2}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN} 1 / 2}=3.3 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT} 1 / 2}=200 \mathrm{~mA}, \mathrm{~V}_{\mathrm{SYS}}= \\ & 1.5 \mathrm{~V} \end{aligned}$ |  | 62 | 120 | $\mathrm{m} \Omega$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{NN}_{1} / 2}=3.3 \mathrm{~V}, \mathrm{I}_{\mathrm{OUT} 1 / 2}=200 \mathrm{~mA}, \mathrm{~V}_{\mathrm{SYS}}= \\ & 3.3 \mathrm{~V} \end{aligned}$ |  | 56 | 110 |  |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}_{1} / 2}=3.3 \mathrm{~V}, \mathrm{l}_{\mathrm{OUT} 1 / 2}=200 \mathrm{~mA}, \mathrm{~V}_{\mathrm{SYS}}= \\ & 5.5 \mathrm{~V} \end{aligned}$ |  | 55 | 100 |  |
|  | $\mathrm{R}_{\text {ON3456 }}$ | $\begin{aligned} & \mathrm{V}_{\text {IN34/56 }}=3.3 \mathrm{~V}, \mathrm{I}_{\text {OUT } 34 / 56}=200 \mathrm{~mA}, \mathrm{~V}_{\mathrm{SYS}}= \\ & 1.5 \mathrm{~V} \end{aligned}$ |  | 53 | 110 |  |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}_{\mathrm{N} 4456 \mathrm{~K}}}=3.3 \mathrm{~V}, \mathrm{l}_{\mathrm{OUT} 34 / 56}=200 \mathrm{~mA}, \mathrm{~V}_{\mathrm{SYS}}= \\ & 3.3 \mathrm{~V} \end{aligned}$ |  | 47 | 100 |  |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN} 34 / 56}=3.3 \mathrm{~V}, \mathrm{I}_{\text {OUT } 34 / 56}=200 \mathrm{~mA}, \mathrm{~V}_{\mathrm{SYS}}= \\ & 5.5 \mathrm{~V} \end{aligned}$ |  | 46 | 90 |  |
| OUTx Pin Discharge Resistance (Default) | $\mathrm{R}_{\text {PD }}$ | $\mathrm{V}_{\mathrm{SYS}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{I}_{\text {SINK_OUTx }}=1 \mathrm{~mA}$ |  | 44 | 80 | $\Omega$ |
| True Reverse Current Blocking |  |  |  |  |  |  |
| RCB Protection Trip Point | $\mathrm{V}_{\text {T_RCB }}$ | $\mathrm{V}_{\text {OUTx }}-\mathrm{V}_{\text {INx }}$ |  | 70 |  | mV |
| RCB Protection Release Trip Point | $\mathrm{V}_{\text {R_RCB }}$ | $\mathrm{V}_{\text {INx }}-\mathrm{V}_{\text {OUTX }}$ |  | 90 |  | mV |
| RCB Hysteresis |  |  |  | 160 |  | mV |

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{IN} 1}=\mathrm{V}_{\mathrm{IN} 2}=\mathrm{V}_{\mathrm{IN} 34}=\mathrm{V}_{\mathrm{IN} 56}=1.2 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SYS}}=1.5 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, typical values are at $\mathrm{V}_{\mathrm{INx}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{J}}=$ $+25^{\circ} \mathrm{C}$, unless otherwise noted.)

| PARAMETERS | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dynamic Characteristics (See Figure 2) |  |  |  |  |  |  |
| Turn-On Delay | $\mathrm{t}_{\text {Don }}$ | $\mathrm{V}_{1 \times \mathrm{X}}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{Lx}}=150 \Omega, \mathrm{C}_{\mathrm{Lx}}=0.1 \mu \mathrm{~F}$ | 280 | 485 | 700 | $\mu \mathrm{s}$ |
| $V_{\text {outx }}$ Rise Time | $t_{R}$ | $\begin{aligned} & V_{V_{N x}}=3.3 V, R_{L x}=150 \Omega, C_{L x}=0.1 \mu \mathrm{~F}, \\ & \text { LDSW_TRO/1 }=00 \end{aligned}$ | 100 | 285 | 500 | $\mu \mathrm{s}$ |
|  |  | $\begin{aligned} & V_{\text {INx }}=3.3 V, R_{L x}=150 \Omega, C_{L x}=0.1 \mu \mathrm{~F}, \\ & \text { LDSW_TRO/1 }=01 \end{aligned}$ | 10 | 30 | 50 |  |
|  |  | $\begin{aligned} & V_{\text {INX }}=3.3 V, R_{L x}=150 \Omega, C_{L x}=0.1 \mu \mathrm{~F}, \\ & \text { LDSW_TRO/1 }=10 \end{aligned}$ | 50 | 145 | 250 |  |
|  |  | $\mathrm{V}_{\mathrm{INx}}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{LX}}=150 \Omega, \mathrm{C}_{\mathrm{Lx}}=0.1 \mu \mathrm{~F},$ $\text { LDSW_TRO/1 = } 11$ | 300 | 860 | 1500 |  |
| Turn-On Delay | $\mathrm{t}_{\text {DON }}$ | $\mathrm{V}_{\text {INX }}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{Lx}}=500 \Omega, \mathrm{C}_{\text {Lx }}=0.1 \mu \mathrm{~F}$ | 280 | 480 | 700 | $\mu \mathrm{s}$ |
| $V_{\text {Outx }}$ Rise Time | $\mathrm{t}_{\mathrm{R}}$ | $\mathrm{V}_{\mathrm{INx}}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{LX}}=500 \Omega, \mathrm{C}_{\mathrm{Lx}}=0.1 \mu \mathrm{~F},$ <br> LDSW_TRO/1 $=00$ | 100 | 280 | 500 | $\mu \mathrm{s}$ |
|  |  | $\mathrm{V}_{\mathrm{INX}}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{LX}}=500 \Omega, \mathrm{C}_{\mathrm{LX}}=0.1 \mu \mathrm{~F},$ <br> LDSW_TR0/1 = 01 | 8 | 30 | 50 |  |
|  |  | $\mathrm{V}_{\mathrm{INX}}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{LX}}=500 \Omega, \mathrm{C}_{\mathrm{Lx}}=0.1 \mu \mathrm{~F},$ $\text { LDSW_TRO/1 = } 10$ | 50 | 145 | 250 |  |
|  |  | $\mathrm{V}_{\mathrm{INx}}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{LX}}=500 \Omega, \mathrm{C}_{\mathrm{Lx}}=0.1 \mu \mathrm{~F},$ $\text { LDSW_TRO } / 1=11$ | 300 | 850 | 1500 |  |
| Turn-Off Delay | $\mathrm{t}_{\text {DOFF }}$ | $\mathrm{V}_{\mathrm{INX}}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{Lx}}=150 \Omega, C_{L x}=0.1 \mu \mathrm{~F}$ | 0.1 | 1.1 | 2 | $\mu \mathrm{s}$ |
| Voutx Fall Time | $\mathrm{t}_{\mathrm{F}}$ |  |  | 6.5 | 15 |  |
| Turn-Off Delay | $\mathrm{t}_{\text {DofF }}$ | $\mathrm{V}_{\mathrm{INX}}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{Lx}}=500 \Omega, \mathrm{C}_{\text {Lx }}=0.1 \mu \mathrm{~F}$ | 0.1 | 1.2 | 2.5 | $\mu \mathrm{s}$ |
| Voutx Fall Time | $\mathrm{t}_{\mathrm{F}}$ |  |  | 7.5 | 16 |  |

## TIMING DIAGRAM



Figure 2. Timing Definition (LDSW_EN Register Control Voutx When EN is Active)

## $I^{2} C$ MODE TIMING

( $\mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{SYS}}=1.5 \mathrm{~V}$ to 5.5 V , unless otherwise noted.)

| PARAMETERS | SYMBOL | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SCL Clock Frequency | $\mathrm{f}_{\text {SCL }}$ |  |  | 400 | kHz |
| Bus Free Time between Stop and Start Conditions | $\mathrm{t}_{\text {BUF }}$ | 1.3 |  |  | $\mu \mathrm{s}$ |
| Hold Time (Repeated) Start Condition | $\mathrm{t}_{\text {HD_STA }}$ | 0.6 |  |  | $\mu \mathrm{s}$ |
| Low Period of SCL Clock | $\mathrm{t}_{\text {Low }}$ | 1.3 |  |  | $\mu \mathrm{s}$ |
| High Period of SCL Clock | $\mathrm{t}_{\text {HIGH }}$ | 0.6 |  |  | $\mu \mathrm{s}$ |
| Setup Time for Restart Condition | $\mathrm{t}_{\text {SU_STA }}$ | 0.6 |  |  | $\mu \mathrm{s}$ |
| Data Hold Time | $\mathrm{t}_{\text {HD_DAT }}$ |  |  | 1 | $\mu \mathrm{s}$ |
| Data Setup Time | $\mathrm{t}_{\text {SU_DAT }}$ | 100 |  |  | ns |
| ata Hold Time | $\mathrm{thd}_{\text {_R }}$ | $20+0.1 C_{b}{ }^{(1)}$ |  | 500 | ns |
| Data Hold Time | $t_{\text {HD_F }}$ | $20+0.1 C_{b}{ }^{(1)}$ |  | 500 | ns |
| Setup Time for Stop Condition | tsu_sto | 0.6 |  |  | $\mu \mathrm{s}$ |

NOTE: 1. $\mathrm{C}_{\mathrm{b}}$ is the total capacitance of one bus in pF .

## I²C MODE TIMING DIAGRAM



Figure 3. $1^{2} \mathrm{C}$ Mode Timing Diagram

## TYPICAL PERFORMANCE CHARACTERISTICS



## TYPICAL PERFORMANCE CHARACTERISTICS (continued)



$\mathrm{T}_{J}=+25^{\circ} \mathrm{C}, \mathrm{V}_{I N \mathrm{X}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{SYS}}=5 \mathrm{~V}$ and $\mathrm{C}_{\mathrm{Lx}}=100 \mathrm{nF}$, unless otherwise noted.


## TYPICAL PERFORMANCE CHARACTERISTICS (continued)

$\mathrm{T}_{J}=+25^{\circ} \mathrm{C}, \mathrm{V}_{I N x}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{SYS}}=5 \mathrm{~V}$ and $\mathrm{C}_{\mathrm{Lx}}=100 \mathrm{nF}$, unless otherwise noted.


Time ( $50 \mu \mathrm{~s} / \mathrm{div}$ )


Time $(500 \mu \mathrm{~s} / \mathrm{div})$



## FUNCTIONAL BLOCK DIAGRAM



NOTE: Each OUTx port has quick output discharge (QOD) function which can be enabled by $\mathrm{I}^{2} \mathrm{C}$ command.
Figure 4. Block Diagram

## DETAILED DESCRIPTION

The SGM25062 is a small size, ultra-low on-resistance N-MOSFET, 6-channel load switch which operates from 1.2 V to 5.5 V single supply. It can support a continuous load current up to 2 A per channel. Each channel load switch is controlled by programming. Through the $I^{2} C$ interface, the register can be set by the command which controls the on/off, QOD, rise time and power-up sequence of per channel and slot period.

## On/Off Control

Turn-on and off of each channel can be controlled by an $I^{2} C$ register. There are two ways to set and control the LDSWx by the $I^{2} \mathrm{C}$ register when the EN control pin is active at high level. The setting of registers LDSWx_SEQ[2:0] ( $x=1$ to 6 ) is as follows.

- Setting LDSWx_SEQ[2:0] = 000 in LDSW12_SEQ (0x05) or LDSW34_SEQ (0x06) or LDSW56_SEQ (0x07), and then set the bit LDSWx_EN = 1 in the $0 \times 02$ register to enable the corresponding channel respectively.
- Setting LDSWx_SEQ[2:0] > 000 in LDSW12_SEQ (0x05) or LDSW34_SEQ (0x06) or LDSW56_SEQ (0x07) registers and then set SEQ_CTRL[1:0] = 01 in SEQ_CTR register to enable the power-up respectively.


## DETAILED DESCRIPTION (continued)

## Sequence Control

Automatic power-up/power-down sequence control can be accomplished by register LDSWx_SEQ. The SGM25062 has 7 slots to which each channel can be assigned. They are set by SEQ_CTRL[1:0].

- When setting SEQ_CTRL[1:0] = 01, assigned the slots start power-up sequentially as the slot number from 0 (000) to 7 (111) while internal counter SEQ_CNT[2:0] starts to count the slot number of SEQ at this moment.
- When setting SEQ_CTRL[1:0] = 10, these channels assigned the slots start power-down as the slot number in reverse order from 7 (111) to $0(000)$ while SEQ_CNT[2:0] decrements the slot number.

The SEQ_CNT[2:0] matches the slot number. When SEQ_CNT[2:0] = 000, indicates that sequencing has been completed or has not yet begun.

When SEQ_ON = 1, it indicates that the sequencing is in progress and is between the start position of slot 1 and the end position of slot 7 . When SEQ _ON $=0$, sequencing has completed or not started.


## EN Pin

EN is the device enable control pin. High level is active. The default is pulled down to GND through a resistor of about $17 \mathrm{M} \Omega$. When the EN is driven high, the device is enabled and $I^{2} \mathrm{C}$ is active. When the EN is driven low, the device is disabled and drawn very little current. In this shutdown state, all the registers will be reset to their default values, and $I^{2} C$ is invalid, so it cannot be written or read.

## ADDR Pin

ADDR is the $I^{2} C$ address set pin. It can be connected to GND or $V_{S Y s}$. When ADDR is connected to GND, the address is 0011000 . When ADDR is connected to $\mathrm{V}_{\mathrm{SYS}}$, the address is 0011001.

## Input Capacitor

Turning on the N-MOSFET to charge the load capacitor will generate inrush current, which may lead to the decrease of $\mathrm{V}_{\mathrm{IN}}$. In order to prevent the drop, it is recommended to place a $1 \mu \mathrm{~F}$ ceramic capacitor between the INx and GND pins. However, higher capacitance values could further reduce the voltage drop. Therefore, higher $\mathrm{C}_{\mathrm{INx}}$ can further reduce the voltage drop in high current applications.

## DETAILED DESCRIPTION (continued)

## Output Capacitor

It is recommended that the output capacitance ( $C_{L x}$ ) between OUTx and GND should be at least $0.1 \mu \mathrm{~F}$. The capacitor should be placed near to the device pins. The capacitor prevents the $\mathrm{V}_{\text {OUTx }}$ from falling below GND due to onboard parasitic inductance when the switch is turned off. When the device is turned on, $\mathrm{V}_{\mathrm{INx}}$ will drop due to the $\mathrm{C}_{\mathrm{INx}}$ charging for $\mathrm{C}_{\mathrm{Lx}}$. To improve the decrease of $\mathrm{V}_{\mathrm{IN} x}, \mathrm{C}_{\mathrm{IN} x}$ is usually larger than $\mathrm{C}_{\mathrm{Lx} x}$.

## $V_{\text {SYs }}$ Power Supply

$V_{S Y S}$ is the power supply to the inner circuit, including control logic, $I^{2} C$, quick output discharge and charge pump. The support voltage range is from 1.5 V to 5.5 V . It is recommended to use ceramic capacitors of $1 \mu \mathrm{~F}$ or larger.

## Quick Output Discharge (QOD)

The QOD feature is available for each channel. The device has a QOD circuit which is not activated to discharge by default. When the output is shutdown, the resistor will be connected the OUTx and GND pins to discharge the output capacitor quickly and reduce the output pin voltage in a very short time.

Setting LDSW_DIS related bits in 0x03 register can enable or disable QOD function. The default is enabled. QOD function can avoid timing disorder during fast on-off test.

## Reverse Current Blocking Function

SGM25062 has a true reverse current blocking (RCB) function that prevents unwanted reverse current flowing from OUTx to INx during both on/off states. The RCB function can be controlled by LDSWx_RCB register.

| LDSWx State | LDSWx_RCB | RCB Function |
| :---: | :---: | :---: |
| Off | 0 | Y |
| Off | 1 | Y |
| On | 0 | N |
| On | 1 | Y |

## $I^{2} \mathrm{C}$ Data Communication

## Bus Interface

$I^{2} C$ bus is 2 wire serial communication interface which is composed of SDA and SCL. SDA is the data line. SCL is the clock line. Both the SDA and SCL pins are open-drain which need to be pulled up through resistor. The micro-controller or DSP which generates the SCL pulses is usually used as a master device. SGM25062 is usually a slave device.

START and STOP Conditions
START condition is that SCL is high and a high to low transition on the SDA is generated by master. Similarly, a STOP is defined when SCL is high and SDA goes from low to high. START and STOP are always generated by a master. After a START and before a STOP the bus is considered busy.


Figure 5. $I^{2} \mathrm{C}$ Bus in START and STOP Conditions

## DETAILED DESCRIPTION (continued)

Data Bit Transmission and Validity
The data bit (high or low) must remain stable on the SDA line during the high period of the clock. Only when the clock (SCL) is at a low level, the state of SDA will change. One clock pulse transmits one bit data. Bit transfer in $I^{2} \mathrm{C}$ is shown in Figure 6.


Figure 6. $I^{2}$ C Bus Bit Transfer
Byte Format
Data is transmitted in 8-bit packets (one byte at a time). There is no limit on the number of bytes in a transaction. In each data packet, 8 bits are sent in sequence, and the most significant bit (MSB) takes priority. The 8 data bits must be followed by an acknowledge (or not acknowledge) bit. This bit informs the transmitter whether the receiver is ready to proceed with the next byte or not. Figure 7 shows the byte transfer process with $I^{2} C$ interface.


Figure 7. Byte Transfer Process
Acknowledge (ACK) and Not-Acknowledge (NCK)
The acknowledge takes place following every byte. The acknowledge bit allows the receiver to signal the transmitter that the byte was successfully received and another byte may be sent. All clock pulses, including the acknowledge $9^{\text {th }}$ clock pulse, are generated by the master. The transmitter releases the SDA line during the acknowledge clock pulse, so the receiver can pull the SDA line low and it remains stable low during the high period of this clock pulse. When SDA remains high during the $9^{\text {th }}$ clock pulse, this is the not-acknowledge signal. Then the master can generate a STOP to abort the transmission or a repeated START to start a new transmission.

## Slave Address and Data Direction Bit

 A slave address is sent after the start. This address is 7 bits long followed by the $8^{\text {th }}$ bit as a data direction bit (bit R/W). A zero indicates a transmission (Write) and a one indicates a data request (Read).

Figure 8. Data Transfer Transaction

## DETAILED DESCRIPTION (continued)

Single-Read and Single-Write
Single-Write: If the master wants to write in the register, the third byte can be written directly as shown in Figure 9 for a single write data transfer. After receiving the ACK, master may issue a STOP condition to end the transaction or send the next register data, which will be written to the next address in a slave as multi-write. A STOP is needed after sending the last data.


Figure 9. $I^{2} \mathrm{C}$ Single-Writing Command Register

## DETAILED DESCRIPTION (continued)

Single-Read: If the master wants to read a single register (Figure 10), it sends a new START condition along with device address with R/W bit = 1. After ACK is receiving, master reads the SDA line to receive the content of the register. Master replies with NCK to inform slave that no more data is needed (single read) or it can send an ACK to request for sending the next register content (multi-read). This can continue until an NCK is sent by master. In any case, the master must send a stop loss signal to end the transaction.


Figure 10. $\mathbf{I}^{2} \mathrm{C}$ Single-Reading Command Register

## DETAILED DESCRIPTION (continued)

SGM25062 supports multi-write and multi-read.
Multi-Write: In the multi-write transaction, firstly write the chip address and command start address. Then the register data is sent and written to the command register addresses by the master byte by byte until a STOP occurs or a restart. In the multi-write, every new data byte sent by master is written to the next register of the device.


Figure 11. $\mathrm{I}^{2} \mathrm{C}$ Writing Command Register (Continuous)

## DETAILED DESCRIPTION (continued)

Multi-Read: In the multi-read transaction, firstly write the chip address and command start address and then read the chip address. After that, the register dates are sent and read from the command start register address byte by byte until an NCK occurs following a STOP or a restart. In the multi-read, an ACK is sent to request for sending the next register content.


NOTE: The slave address in above transmission frame is 0011000 (ADDR connect to GND) as an example.

## REGISTER MAPS

All registers are 8-bit and individual bits are named from $\mathrm{D}[0]$ (LSB) to $\mathrm{D}[7]$ (MSB).
$I^{2}$ C 7-Bit Slave Address of SGM25062: 0011000 (ADDR connect to GND) or 0011001 (ADDR connect to $V_{\text {SYs }}$ ).
R/W: Read/Write bit(s)
R: Read only bit(s)
W/C: Write/Clear bit(s)

## Register Map

| ADDRESS | NAME | BIT7 | BIT6 | BIT5 | BIT4 | BIT3 | BIT2 | BIT1 | BITO | RESET |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 00$ | CHIPID | 001100 |  |  |  |  |  | CHIP_ID[1:0] |  | 0x32 |
| $0 \times 01$ | VERID | 000000 |  |  |  |  |  | VER_ID[1:0] |  | $0 \times 00$ |
| $0 \times 02$ | LDSW_EN | 0 | 0 | LDSW6_EN | LDSW5_EN | LDSW4_EN | LDSW3_EN | LDSW2_EN | LDSW1_EN | $0 \times 00$ |
| $0 \times 03$ | LDSW_DIS | 0 | 0 | LDSW6_DIS | LDSW5_DIS | LDSW4_DIS | LDSW3_DIS | LDSW2_DIS | LDSW1_DIS | 0x3F |
| $0 \times 04$ | LDSW_TR0 | 0 | 0 | LDSW6_TR0 | LDSW5_TR0 | LDSW4_TR0 | LDSW3_TR0 | LDSW2_TR0 | LDSW1_TR0 | 0x00 |
| $0 \times 05$ | LDSW12_SEQ | 0 | 0 | LDSW2_SEQ[2:0] |  |  | LDSW1_SEQ[2:0] |  |  | $0 \times 00$ |
| $0 \times 06$ | LDSW34_SEQ | 0 | 0 | LDSW4_SEQ[2:0] |  |  | LDSW3_SEQ[2:0] |  |  | $0 \times 00$ |
| $0 \times 07$ | LDSW56_SEQ | 0 | 0 | LDSW6_SEQ[2:0] |  |  | LDSW5_SEQ[2:0] |  |  | $0 \times 00$ |
| $0 \times 08$ | SEQ_CTR | SEQ_SPEED[1:0] |  | SEQ_CTRL[1:0] |  | SEQ_ON | SEQ_CNT[2:0] |  |  | 0x00 |
| $0 \times 09$ | LDSW_TR1 | 0 | 0 | LDSW6_TR1 | LDSW5_TR1 | LDSW4_TR1 | LDSW3_TR1 | LDSW2_TR1 | LDSW1_TR1 | 0x00 |
| $0 \times 0 \mathrm{~A}$ | LDSW_RCB | 0 | 0 | LDSW6_RCB | LDSW5_RCB | LDSW4_RCB | LDSW3_RCB | LDSW2_RCB | LDSW1_RCB | 0x00 |
| 0x0B | LDSW_STA | 0 | 0 | LDSW6_STA | LDSW5_STA | LDSW4_STA | LDSW3_STA | LDSW2_STA | LDSW1_STA | 0x00 |
| $0 \times 69$ | SOFTRST_CTR | Write BOH to this register can reset all the registers to their default value |  |  |  |  |  |  |  | $0 \times 00$ |

NOTE: Reserved keeps 0.

## CHIPID

Register address: $0 \times 00$
Reset $=0 \times 32$
CHIP_ID[1:0] indicates the device ID.

## VERID

Register address: 0x01
Reset $=0 \times 00$
VER_ID[1:0] indicates the revision ID.

## REGISTER MAPS (continued)

## LDSW_EN

Register address: 0x02; R or R/W
Reset = 0x00
Table 1. LDSW_EN Register Details

| BITS | BIT NAME | DESCRIPTION | DEFAULT | TYPE |
| :---: | :---: | :---: | :---: | :---: |
| D[7] | RESERVED | Reserved | 0 | R |
| D[6] | RESERVED | Reserved | 0 | R |
| D[5] | LDSW6_EN | LDSW6 Enable Control: <br> 0 = Disable <br> 1 = Enable | 0 | R/W |
| D[4] | LDSW5_EN | LDSW5 Enable Control: <br> 0 = Disable <br> 1 = Enable | 0 | R/W |
| D[3] | LDSW4_EN | LDSW4 Enable Control: <br> 0 = Disable <br> 1 = Enable | 0 | R/W |
| D [2] | LDSW3_EN | LDSW3 Enable Control: 0 = Disable <br> 1 = Enable | 0 | R/W |
| D[1] | LDSW2_EN | LDSW2 Enable Control: 0 = Disable <br> 1 = Enable | 0 | R/W |
| D[0] | LDSW1_EN | LDSW1 Enable Control: <br> 0 = Disable <br> 1 = Enable | 0 | R/W |

## LDSW_DIS

Register address: 0x03; R or R/W
Reset $=0 \times 3 \mathrm{~F}$
Table 2. LDSW_DIS Register Details

| BITS | NAME | DESCRIPTION | DEFAULT | TYPE |
| :---: | :---: | :---: | :---: | :---: |
| D[7] | RESERVED | Reversed | 0 | R |
| D[6] | RESERVED | Reversed | 0 | R |
| D[5] | LDSW6_DIS | LDSW6 Discharge Enabled/Disabled Control: <br> $0=$ Disable. QOD6 will not discharge the Vout6 when LDSW6 is disabled. <br> 1 = Enable. QOD6 will discharge the $\mathrm{V}_{\text {out6 }}$ when LDSW6 is disabled. | 1 | R/W |
| D[4] | LDSW5_DIS | LDSW5 Discharge Enabled/Disabled Control: <br> $0=$ Disable. QOD5 will not discharge the Vouts when LDSW5 is disabled. <br> 1 = Enable. QOD5 will discharge the $\mathrm{V}_{\text {Out5 }}$ when LDSW5 is disabled. | 1 | R/W |
| D[3] | LDSW4_DIS | LDSW4 Discharge Enabled/Disabled Control: <br> 0 = Disable. QOD4 will not discharge the $\mathrm{V}_{\text {OUT4 }}$ when LDSW4 is disabled. <br> 1 = Enable. QOD4 will discharge the Vout4 when LDSW4 is disabled. | 1 | R/W |
| D[2] | LDSW3_DIS | LDSW3 Discharge Enabled/Disabled Control: <br> 0 = Disable. QOD3 will not discharge the $\mathrm{V}_{\text {оит3 }}$ when LDSW3 is disabled. <br> 1 = Enable. QOD3 will discharge the V Outз when LDSW3 is disabled. | 1 | R/W |
| D[1] | LDSW2_DIS | LDSW2 Discharge Enabled/Disabled Control: <br> 0 = Disable. QOD2 will not discharge the $\mathrm{V}_{\text {out } 2}$ when LDSW2 is disabled. <br> 1 = Enable. QOD2 will discharge the $\mathrm{V}_{\text {Out2 }}$ when LDSW2 is disabled. | 1 | R/W |
| D[0] | LDSW1_DIS | LDSW1 Discharge Enabled/Disabled Control : <br> $0=$ Disable. QOD1 will not discharge the $\mathrm{V}_{\text {out1 }}$ when LDSW1 is disabled. <br> 1 = Enable. QOD1 will discharge the V Vut1 when LDSW1 is disabled. | 1 | R/W |

## REGISTER MAPS (continued)

LDSW_TR0/1
Register address: 0x04/09; R or R/W
Reset = 0x00
Table 3. LDSW_TR0/1 Register Details ( $\mathrm{V}_{\mathrm{INx}}=3.3 \mathrm{~V}, \mathrm{R}_{\mathrm{Lx}}=150 \Omega, \mathrm{C}_{\mathrm{Lx}}=0.1 \mu \mathrm{~F}$ )

| BITS | NAME | DESCRIPTION | DEFAULT | TYPE |
| :---: | :---: | :---: | :---: | :---: |
| D[7] | RESERVED | Reversed | 0 | R |
| D[6] | RESERVED | Reversed | 0 | R |
| D[5] | LDSW6_TR1 LDSW6 TR0 | LDSW6 rise time (Vout from 10\% to 90\%): $\begin{aligned} & 00=285 \mu \mathrm{~s} \\ & 01=30 \mu \mathrm{~s} \\ & 10=145 \mu \mathrm{~s} \\ & 11=860 \mu \mathrm{~s} \end{aligned}$ | 0 | R/W |
| D[4] | LDSW5_TR1 <br> LDSW5_TR0 | LDSW5 rise time (Vout from 10\% to 90\%): $\begin{aligned} & 00=285 \mu \mathrm{~s} \\ & 01=30 \mu \mathrm{~s} \\ & 10=145 \mu \mathrm{~s} \\ & 11=860 \mu \mathrm{~s} \end{aligned}$ | 0 | R/W |
| D[3] | LDSW4_TR1 LDSW4_TR0 | LDSW4 rise time (Vout from 10\% to 90\%): $\begin{aligned} & 00=285 \mu \mathrm{~s} \\ & 01=30 \mu \mathrm{~s} \\ & 10=145 \mu \mathrm{~s} \\ & 11=860 \mu \mathrm{~s} \end{aligned}$ | 0 | R/W |
| D[2] | LDSW3 TR1 <br> LDSW3_TR0 | LDSW3 rise time (Vout from 10\% to 90\%): $\begin{aligned} & 00=285 \mu \mathrm{~s} \\ & 01=30 \mu \mathrm{~s} \\ & 10=145 \mu \mathrm{~s} \\ & 11=860 \mu \mathrm{~s} \end{aligned}$ | 0 | R/W |
| D[1] | $\begin{aligned} & \text { LDSW2_TR1 } \\ & \text { LDSW2_TR0 } \end{aligned}$ | LDSW2 rise time (Vout from 10\% to 90\%): $\begin{aligned} & 00=285 \mu \mathrm{~s} \\ & 01=30 \mu \mathrm{~s} \\ & 10=145 \mu \mathrm{~s} \\ & 11=860 \mu \mathrm{~s} \end{aligned}$ | 0 | R/W |
| D[0] | $\begin{aligned} & \text { LDSW1_TR1 } \\ & \text { LDSW1_TR0 } \end{aligned}$ | LDSW1 rise time (Vout from 10\% to 90\%): $\begin{aligned} & 00=285 \mu \mathrm{~s} \\ & 01=30 \mu \mathrm{~s} \\ & 10=145 \mu \mathrm{~s} \\ & 11=860 \mu \mathrm{~s} \end{aligned}$ | 0 | R/W |

## LDSW12_SEQ

Register address: $0 \times 05$; R or R/W
Reset $=0 \times 00$
Table 4. LDSW12_SEQ Register Details

| BITS | NAME | DESCRIPTION |  | DEFAULT | TYPE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| D[7:6] | RESERVED | Reserved |  | 00 | R |
| $D[5: 3]$ | LDSW2_SEQ [2:0] | $\begin{aligned} & \text { OUT2 } \\ & 000=\text { Controlled by LDSW2_EN register } \\ & 001=\text { Slot } 1 \\ & 010=\text { Slot } 2 \\ & 011=\text { Slot } 3 \end{aligned}$ | $\begin{aligned} & 100=\text { Slot } 4 \\ & 101=\text { Slot } 5 \\ & 110=\text { Slot } 6 \\ & 111=\text { Slot } 7 \end{aligned}$ | 000 | R/W |
| D[2:0] | LDSW1_SEQ[2:0] | $\begin{aligned} & \text { OUT1 } \\ & 000=\text { Controlled by LDSW1_EN register } \\ & 001=\text { Slot } 1 \\ & 010=\text { Slot } 2 \\ & 011=\text { Slot } 3 \\ & \hline \end{aligned}$ | $\begin{aligned} & 100=\text { Slot } 4 \\ & 101=\text { Slot } 5 \\ & 110=\text { Slot } 6 \\ & 111=\text { Slot } 7 \end{aligned}$ | 000 | R/W |

## REGISTER MAPS (continued)

LDSW34_SEQ
Register address: 0x06; R or R/W
Reset $=0 \times 00$
Table 5. LDSW34_SEQ Register Details

| BITS | NAME | DESCRIPTION | DEFAULT | TYPE |
| :---: | :---: | :---: | :---: | :---: |
| D[7:6] | RESERVED | Reserved | 00 | R |
| $\mathrm{D}[5: 3]$ | LDSW4_SEQ[2:0] | $\begin{aligned} & \hline \text { OUT4 } \\ & 000=\text { Controlled by LDSW4_EN register } \\ & 001=\text { Slot } 1 \\ & 010=\text { Slot } 2 \\ & 011=\text { Slot } 3 \\ & 100=\text { Slot } 4 \\ & 101=\text { Slot } 5 \\ & 110=\text { Slot } 6 \\ & 111=\text { Slot } 7 \\ & \hline \end{aligned}$ | 000 | R/W |
| $\mathrm{D}[2: 0]$ | LDSW3_SEQ[2:0] | $\begin{aligned} & \text { OUT3 } \\ & 000=\text { Controlled by LDSW3_EN register } \\ & 001 \text { = Slot } 1 \\ & 010=\text { Slot } 2 \\ & 011=\text { Slot } 3 \\ & 100=\text { Slot } 4 \\ & 101 \text { = Slot } 5 \\ & 110 \text { Slot } 6 \\ & 111 \text { = Slot } 7 \end{aligned}$ | 000 | R/W |

## LDSW56_SEQ

Register address: 0x07; R or R/W
Reset $=0 \times 00$
Table 6. LDSW56_SEQ Register Details

| BITS | NAME | DESCRIPTION | DEFAULT | TYPE |
| :---: | :---: | :---: | :---: | :---: |
| D[7:6] | RESERVED | Reserved | 00 | R |
| D[5:3] | LDSW6_SEQ[2:0] | ```OUT6 000 = Controlled by LDSW6_EN register \(001=\) Slot 1 \(010=\) Slot 2 011 = Slot 3 \(100=\) Slot 4 101 = Slot 5 110 = Slot 6 111 = Slot 7``` | 000 | R/W |
| D [2:0] | LDSW5_SEQ[2:0] | ```OUT5 \(000=\) Controlled by LDSW5_EN register \(001=\) Slot 1 \(010=\) Slot 2 011 = Slot 3 \(100=\) Slot 4 101 = Slot 5 \(110=\) Slot 6 \(111=\) Slot 7``` | 000 | R/W |

## REGISTER MAPS (continued)

## SEQ_CTR

Register Address: 0x08; R, R/W or W/C
Reset $=0 \times 00$
Table 7. SEQ_CTR Register Details

| BITS | NAME | DESCRIPTION | DEFAULT | TYPE |
| :---: | :---: | :---: | :---: | :---: |
| D[7:6] | SEQ_SPEED[1:0] | $\begin{aligned} & \text { Slot period: } \\ & 00=0.7 \mathrm{~ms} \\ & 01=1.3 \mathrm{~ms} \\ & 10=1.9 \mathrm{~ms} \\ & 11=2.5 \mathrm{~ms} \end{aligned}$ | 00 | R/W |
| D[5:4] | SEQ_CTRL[1:0] | Enables power-up or shutdown of SEQ: <br> $00=$ Default <br> 01 = Starts a power-up sequence. LDSWx start up as the slot number from slot 1 to slot 7 set in LDSWx_SEQ Register. <br> $10=$ Starts a shutdown sequence. LDSWx shutdown as the slot number from slot 7 to slot 1 set in LDSWx_SEQ Register. <br> $11=$ Bit configuration is ignored <br> Note: When written, bits are always immediately cleared and always read back 00. | 00 | W/C |
| $D[3]$ | SEQ_ON | Activation signal of SEQ: <br> $0=$ The sequencing is not in process <br> $1=$ The sequencing of LDSWx is in process. | 0 | R |
| $\mathrm{D}[2: 0]$ | SEQ_CNT[2:0] | ```Slot number of SEQ at the moment: \(000=\) Sequencing has completed or not started. \(001=\ln\) slot 1 when register is read. \(010=\ln\) slot 2 when register is read. \(011=\ln\) slot 3 when register is read. \(100=\ln\) slot 4 when register is read. \(101=\ln\) slot 5 when register is read. \(110=\) In slot 6 when register is read. \(111=\ln\) slot 7 when register is read.``` | 000 | R |

## LDSW_RCB

Register address: 0x0A; R or R/W
Reset = 0x00
Table 8. LDSW_RCB Register Details

| BITS | NAME | DESCRIPTION | DEFAULT | TYPE |
| :---: | :---: | :---: | :---: | :---: |
| D[7] | RESERVED | Reserved | 0 | R |
| D[6] | RESERVED | Reserved | 0 | R |
| D[5] | LDSW6_RCB | LDSW6 RCB function: <br> 0 = Disable <br> 1 = Enable | 0 | R/W |
| D[4] | LDSW5_RCB | LDSW5 RCB function: <br> 0 = Disable <br> 1 = Enable | 0 | R/W |
| D[3] | LDSW4_RCB | LDSW4 RCB function: <br> 0 = Disable <br> 1 = Enable | 0 | R/W |
| D [2] | LDSW3_RCB | LDSW3 RCB function: <br> 0 = Disable <br> 1 = Enable | 0 | R/W |
| D[1] | LDSW2_RCB | LDSW2 RCB function: <br> 0 = Disable <br> 1 = Enable | 0 | R/W |
| D[0] | LDSW1_RCB | LDSW1 RCB function: <br> 0 = Disable <br> 1 = Enable | 0 | R/W |

## REGISTER MAPS (continued)

LDSW_STA
Register address: 0x0B; R
Reset = 0x00
Table 9. LDSW_STA Register Details

| BITS | NAME | DESCRIPTION | DEFAULT | TYPE |
| :---: | :---: | :---: | :---: | :---: |
| D[7] | RESERVED | Reserved | 0 | R |
| D[6] | RESERVED | Reserved | 0 | R |
| D[5] | LDSW6_STA | LDSW6 status: <br> 0 = turn-off status <br> 1 = turn-on status | 0 | R |
| D[4] | LDSW5_STA | LDSW5 status: <br> 0 = turn-off status <br> 1 = turn-on status | 0 | R |
| D[3] | LDSW4_STA | LDSW4 status: <br> 0 = turn-off status <br> 1 = turn-on status | 0 | R |
| D [2] | LDSW3_STA | LDSW3 status: <br> 0 = turn-off status <br> 1 = turn-on status | 0 | R |
| D[1] | LDSW2_STA | LDSW2 status: <br> 0 = turn-off status <br> 1 = turn-on status | 0 | R |
| D[0] | LDSW1_STA | LDSW1 status: <br> $0=$ turn-off status <br> 1 = turn-on status | 0 | R |

## SOFTRST_CTR

Register Address: 0x69; R/W
Reset $=0 \times 00$
Table 10. SOFTRST_CTR Register Details

| BITS | NAME | DESCRIPTION | DEFAULT | TYPE |
| :---: | :---: | :--- | :---: | :---: |
| $\mathrm{D}[7: 0]$ | SOFTRST_CTR | Write BOH to this register will reset all the registers to default value, the read <br> value always keep 00H. | 00 H | R/W |

## REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
APRIL 2023 - REV.A to REV.A. 1 Page
Updated Electrical Characteristics section. ..... 4, 5
Added Recommended Operating Conditions note .....  2
Added On-Resistance vs. $V_{\text {SYs }}$ Operating Voltage and On-Resistance vs. Input Voltage curve diagrams .....  8
Changes from Original (DECEMBER 2022) to REV.A
Changed from product preview to production data .....  All

## PACKAGE OUTLINE DIMENSIONS

## WLCSP-1.55×1.55-16B-A



TOP VIEW


RECOMMENDED LAND PATTERN (Unit: mm)


SIDE VIEW


BOTTOM VIEW

| Symbol | Dimensions In Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | MIN | MOD | MAX |
| A | - | - | 0.548 |
| A1 | 0.136 | - | 0.176 |
| D | 1.520 | - | 1.580 |
| E | 1.520 | - | 1.580 |
| d | 0.184 | - | 0.244 |
| e | 0.350 BSC |  |  |
| ccc | 0.050 |  |  |

NOTE: This drawing is subject to change without notice.

## TAPE AND REEL INFORMATION

## REEL DIMENSIONS



## TAPE DIMENSIONS


$\longrightarrow$ DIRECTION OF FEED

NOTE: The picture is only for reference. Please make the object as the standard.
KEY PARAMETER LIST OF TAPE AND REEL

| Package Type | Reel Diameter | $\begin{gathered} \text { Reel Width } \\ \text { W1 } \\ (\mathrm{mm}) \\ \hline \end{gathered}$ | $\begin{gathered} \text { A0 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \text { B0 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \text { K0 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \text { P0 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \text { P1 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \text { P2 } \\ (\mathrm{mm}) \end{gathered}$ | $\begin{gathered} \mathrm{W} \\ (\mathrm{~mm}) \end{gathered}$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| WLCSP-1.55×1.55-16B-A | 7" | 9.5 | 1.73 | 1.73 | 0.72 | 4.0 | 4.0 | 2.0 | 8.0 | Q1 |

CARTON BOX DIMENSIONS


NOTE: The picture is only for reference. Please make the object as the standard.

## KEY PARAMETER LIST OF CARTON BOX

| Reel Type | Length <br> $(\mathrm{mm})$ | Width <br> $(\mathbf{m m})$ | Height <br> $(\mathrm{mm})$ | Pizza/Carton |
| :---: | :---: | :---: | :---: | :---: |
| 7 " (Option) | 368 | 227 | 224 | 8 |
| $7{ }^{\prime \prime}$ | 442 | 410 | 224 | 18 |

